

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	9	((full or falf) near3 cycle) near10 encod\$3) with (transmit\$4 or send or receiv\$3 or receipt\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 14:50
L2	13495	((cycle or cyclic or period or interval or portion or wave or waveform or wave-form) near10 encod\$3) with (transmit\$4 or send or receiv\$3 or receipt\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 14:52
L3	145664	data with ((time or timing) near3 (period or interval))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 14:54
L4	732	2 same 3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 14:59
L5	2583	2 and 3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 14:59
L11	15726	(375/219 or 375/222 or 375/242 or 375/244 or 375/254 or 375/257 or 375/316 or 375/265 or 375/295 or 375/354 or 375/362 or 375/364).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 15:10
L12	369649	phase same frequency	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 15:11
L13	200	4 and 12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 15:11

## EAST Search History

L14	24	4 same 12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 15:12
L15	854	5 and 12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 15:12
L16	98	11 and 15	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/25 15:13

Day : Monday  
Date: 12/25/2006


**PALM INTRANET**

Time: 13:07:11

**Inventor Name Search Result**

Your Search was:

Last Name = JEX

First Name = JERRY

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">08315284</a>	<a href="#">5539739</a>	150	09/29/1994	ASYNCHRONOUS INTERFACE BETWEEN PARALLEL PROCESSOR NODES	JEX, JERRY
<a href="#">08375361</a>	<a href="#">5598113</a>	150	01/19/1995	FULLY ASYNCHRONOUS INTERFACE WITH PROGRAMMABLE METASTABILITY SETTLING TIME SYNCHRONIZER	JEX, JERRY
<a href="#">09676313</a>	<a href="#">6384658</a>	150	09/29/2000	Clock splitter circuit to generate synchronized clock and inverted clock	JEX, JERRY G.
<a href="#">09820899</a>	<a href="#">6466074</a>	150	03/30/2001	LOW SKEW MINIMIZED CLOCK SPLITTER	JEX, JERRY G.
<a href="#">10002418</a>	<a href="#">6549031</a>	150	11/13/2001	POINT TO POINT ALTERNATING CURRENT (AC) IMPEDANCE COMPENSATION FOR IMPEDANCE MISMATCH	JEX, JERRY G.
<a href="#">10128615</a>	<a href="#">7050507</a>	150	04/22/2002	ADAPTIVE THROUGHPUT PULSE WIDTH MODULATION COMMUNICATION SCHEME	JEX, JERRY G.
<a href="#">10225691</a>	<a href="#">7158594</a>	150	08/21/2002	RECEIVERS FOR CONTROLLED FREQUENCY SIGNALS	JEX, JERRY G.
<a href="#">10226074</a>	Not Issued	71	08/21/2002	Controlled frequency signals	JEX, JERRY G.
<a href="#">10625944</a>	Not Issued	30	07/23/2003	Receivers for cycle encoded signals	JEX, JERRY G.
<a href="#">10625945</a>	Not Issued	30	07/23/2003	Transmitters providing cycle encoded signals	JEX, JERRY G.
<a href="#">07861093</a>	<a href="#">5267213</a>	150	03/31/1992	BIAS CIRCUITRY FOR CONTENT ADDRESSABLE MEMORY CELLS OF A	JEX, JERRY G.

				FLOATING GATE NONVOLATILE MEMORY	
<u>07861473</u>	Not Issued	166	04/01/1992	APPARATUS AND METHOD FOR FAST PROGRAM, ERASE, AND REPAIR SEQUENCES FOR A NONVOLATILE SEMICONDUCTOR MEMORY	JEX, JERRY G.
<u>07971074</u>	<u>5309012</u>	150	11/03/1992	PROTECTED ERASE VOLTAGE DISCHARGE TRANSISTOR IN A NONVOLATILE SEMICONDUCTOR MEMORY	JEX, JERRY G.
<u>08296019</u>	<u>5623644</u>	150	08/25/1994	POINT-TO-POINT PHASE- TOLERANT COMMUNICATION	JEX, JERRY G.
<u>08307502</u>	<u>5434892</u>	150	09/16/1994	THROTTLING CIRCUIT FOR A DATA TRANSFER SYSTEM	JEX, JERRY G.
<u>08361872</u>	<u>5506803</u>	150	12/22/1994	APPARATUS AND METHOD FOR MINIMIZING VERIFY TIME IN A SEMICONDUCTOR MEMORY BY CONSTANTLY CHARGING N-WELL CAPACITANCE	JEX, JERRY G.

Inventor Search Completed: No Records to Display.

Search Another: Inventor	Last Name	First Name	Search
	JEX	JERRY	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Monday  
Date: 12/25/2006


**PALM INTRANET**

Time: 13:07:36

**Inventor Name Search Result**

Your Search was:

Last Name = GRIFFIN

First Name = JED

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">09475261</a>	<a href="#">6411132</a>	150	12/30/1999	MATCHED CURRENT DIFFERENTIAL AMPLIFIER	GRIFFIN, JED
<a href="#">09476425</a>	<a href="#">6400176</a>	150	12/30/1999	CONSTANT CMOS DRIVER	GRIFFIN, JED
<a href="#">09608529</a>	<a href="#">6624659</a>	150	06/30/2000	DYNAMICALLY UPDATING IMPEDANCE COMPENSATION CODE FOR INPUT AND OUTPUT DRIVERS	GRIFFIN, JED
<a href="#">09939763</a>	<a href="#">6489821</a>	150	08/28/2001	HIGH FREQUENCY SYSTEM WITH DUTY CYCLE BUFFER	GRIFFIN, JED
<a href="#">10113485</a>	<a href="#">6515503</a>	150	04/01/2002	CMOS APPARATUS FOR DRIVING TRANSMISSION LINES	GRIFFIN, JED
<a href="#">10277968</a>	<a href="#">6621313</a>	150	10/23/2002	HIGH FREQUENCY SYSTEM WITH DUTY CYCLE BUFFER	GRIFFIN, JED
<a href="#">11075491</a>	Not Issued	41	03/08/2005	Temperature sensing	GRIFFIN, JED
<a href="#">09749661</a>	<a href="#">6791412</a>	150	12/28/2000	DIFFERENTIAL AMPLIFIER OUTPUT STAGE	GRIFFIN, JED D.
<a href="#">09750132</a>	<a href="#">6498539</a>	150	12/29/2000	HIGHLY ACCURATE VOLTAGE CONTROLLED OSCILLATORS WITH RC CIRCUIT	GRIFFIN, JED D.
<a href="#">10225691</a>	<a href="#">7158594</a>	150	08/21/2002	RECEIVERS FOR CONTROLLED FREQUENCY SIGNALS	GRIFFIN, JED D.
<a href="#">10226074</a>	Not Issued	71	08/21/2002	Controlled frequency signals	GRIFFIN, JED D.
<a href="#">10625944</a>	Not Issued	30	07/23/2003	Receivers for cycle encoded signals	GRIFFIN, JED D.
<a href="#">10625945</a>	Not Issued	30	07/23/2003	Transmitters providing cycle encoded signals	GRIFFIN, JED D.

<a href="#">11088445</a>	Not Issued	25	03/23/2005	On-die temperature monitoring in semiconductor devices to limit activity overload	GRIFFIN, JED D.
<a href="#">11241550</a>	Not Issued	30	09/30/2005	Dual-reference delay-locked loop (DLL)	GRIFFIN, JED D.
<a href="#">11476948</a>	Not Issued	30	06/28/2006	System to calibrate on-die temperature sensor	GRIFFIN, JED D.
<a href="#">09108606</a>	<a href="#">6137317</a>	150	07/01/1998	CMOS DRIVER	GRIFFIN, JED D.

Inventor Search Completed: No Records to Display.

Search Another: Inventor	Last Name	First Name	<input type="button" value="Search"/>
	<input type="text" value="GRIFFIN"/>	<input type="text" value="JED"/>	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Monday  
Date: 12/25/2006

 **PALM INTRANET**

Time: 13:07:54

**Inventor Name Search Result**

Your Search was:

Last Name = FORESTIER

First Name = ARNAUD

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">10002418</a>	<a href="#">6549031</a>	150	11/13/2001	POINT TO POINT ALTERNATING CURRENT (AC) IMPEDANCE COMPENSATION FOR IMPEDANCE MISMATCH	FORESTIER, ARNAUD
<a href="#">10608633</a>	<a href="#">6922077</a>	150	06/27/2003	HYBRID COMPENSATED BUFFER DESIGN	FORESTIER, ARNAUD
<a href="#">10869573</a>	<a href="#">7043392</a>	150	06/16/2004	INTERPOLATOR TESTING SYSTEM	FORESTIER, ARNAUD
<a href="#">10879676</a>	<a href="#">7009431</a>	150	06/29/2004	INTERPOLATOR LINEARITY TESTING SYSTEM	FORESTIER, ARNAUD
<a href="#">11000699</a>	<a href="#">7071728</a>	150	11/30/2004	HYBRID COMPENSATED BUFFER DESIGN	FORESTIER, ARNAUD
<a href="#">10128615</a>	<a href="#">7050507</a>	150	04/22/2002	ADAPTIVE THROUGHPUT PULSE WIDTH MODULATION COMMUNICATION SCHEME	FORESTIER, ARNAUD J.
<a href="#">10625944</a>	Not Issued	30	07/23/2003	Receivers for cycle encoded signals	FORESTIER, ARNAUD J.
<a href="#">10625945</a>	Not Issued	30	07/23/2003	Transmitters providing cycle encoded signals	FORESTIER, ARNAUD J.

**Inventor Search Completed: No Records to Display.**

Search Another: Inventor

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Monday  
Date: 12/25/2006

Time: 13:08:02



**PALM INTRANET**

## Inventor Name Search Result

Your Search was:

Last Name = VAKIL

First Name = KERSI

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">10002418</a>	<a href="#">6549031</a>	150	11/13/2001	POINT TO POINT ALTERNATING CURRENT (AC) IMPEDANCE COMPENSATION FOR IMPEDANCE MISMATCH	VAKIL, KERSI
<a href="#">10798557</a>	Not Issued	30	03/12/2004	System and method for automatically calibrating two-tap and multi-tap equalization for a communications link	VAKIL, KERSI
<a href="#">09820899</a>	<a href="#">6466074</a>	150	03/30/2001	LOW SKEW MINIMIZED CLOCK SPLITTER	VAKIL, KERSI H.
<a href="#">10128615</a>	<a href="#">7050507</a>	150	04/22/2002	ADAPTIVE THROUGHPUT PULSE WIDTH MODULATION COMMUNICATION SCHEME	VAKIL, KERSI H.
<a href="#">10625944</a>	Not Issued	30	07/23/2003	Receivers for cycle encoded signals	VAKIL, KERSI H.
<a href="#">10625945</a>	Not Issued	30	07/23/2003	Transmitters providing cycle encoded signals	VAKIL, KERSI H.
<a href="#">10869573</a>	<a href="#">7043392</a>	150	06/16/2004	INTERPOLATOR TESTING SYSTEM	VAKIL, KERSI H.
<a href="#">10879676</a>	<a href="#">7009431</a>	150	06/29/2004	INTERPOLATOR LINEARITY TESTING SYSTEM	VAKIL, KERSI H.
<a href="#">10879788</a>	<a href="#">7019550</a>	150	06/29/2004	LEAKAGE TESTING FOR DIFFERENTIAL SIGNAL TRANSCEIVER	VAKIL, KERSI H.
<a href="#">10881097</a>	Not Issued	30	06/29/2004	Various methods and apparatuses for lane to lane deskewing	VAKIL, KERSI H.
<a href="#">10935903</a>	Not Issued	30	09/07/2004	Training pattern for a biased clock recovery tracking loop	VAKIL, KERSI H.
<a href="#">11375498</a>	Not Issued	30	03/13/2006	Input/output agent having multiple secondary ports	VAKIL, KERSI H.
<a href="#">11541427</a>	Not	19	09/29/2006	Dual clock domain deskew circuit	VAKIL, KERSI H.



	Issued			
--	--------	--	--	--

Inventor Search Completed: No Records to Display.

**Search Another: Inventor**

Last Name	First Name
<input type="text" value="VAKIL"/>	<input type="text" value="KERSI"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Monday  
Date: 12/25/2006


**PALM INTRANET**

Time: 13:08:08

**Inventor Name Search Result**

Your Search was:

Last Name = KOLLA

First Name = ABHIMANYU

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">10002418</a>	<a href="#">6549031</a>	150	11/13/2001	POINT TO POINT ALTERNATING CURRENT (AC) IMPEDANCE COMPENSATION FOR IMPEDANCE MISMATCH	KOLLA, ABHIMANYU
<a href="#">10128615</a>	<a href="#">7050507</a>	150	04/22/2002	ADAPTIVE THROUGHPUT PULSE WIDTH MODULATION COMMUNICATION SCHEME	KOLLA, ABHIMANYU
<a href="#">10625944</a>	Not Issued	30	07/23/2003	Receivers for cycle encoded signals	KOLLA, ABHIMANYU
<a href="#">10625945</a>	Not Issued	30	07/23/2003	Transmitters providing cycle encoded signals	KOLLA, ABHIMANYU
<a href="#">10733100</a>	Not Issued	30	12/10/2003	Non-integer word size translation through rotation of different buffer alignment channels	KOLLA, ABHIMANYU
<a href="#">10869573</a>	<a href="#">7043392</a>	150	06/16/2004	INTERPOLATOR TESTING SYSTEM	KOLLA, ABHIMANYU
<a href="#">10879676</a>	<a href="#">7009431</a>	150	06/29/2004	INTERPOLATOR LINEARITY TESTING SYSTEM	KOLLA, ABHIMANYU
<a href="#">10935902</a>	Not Issued	30	09/07/2004	Training pattern based de-skew mechanism and frame alignment	KOLLA, ABHIMANYU
<a href="#">11375498</a>	Not Issued	30	03/13/2006	Input/output agent having multiple secondary ports	KOLLA, ABHIMANYU
<a href="#">11541427</a>	Not Issued	19	09/29/2006	Dual clock domain deskew circuit	KOLLA, ABHIMANYU
<a href="#">60111657</a>	Not Issued	159	12/10/1998	ADDRESSABLE ARRAY OF MICROELECTRODES WITH EMBEDDED ELECTRONICS FOR NEURAL RECORDING	KOLLA, ABHIMANYU

Inventor Search Completed: No Records to Display.

Last Name

First Name

**Search Another: Inventor**

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)